BPF and Spectre: Mitigating transient execution attacks

Benedict Schlüter (Ruhr University Bochum) Daniel Borkmann (Isovalent, co-maintainer BPF) Piotr Krysiuk (Symantec, Threat Hunter Team)

PriSC / POPL 2022

BPF and Spectre

What is BPF?


BPF Verifier

Speculative Execution

Side-Channels

BPF, Spectre & Mitigations

Q&A




What is BPF?

Framework to extend the OS kernel

- → BPF as a general purpose engine with minimal instruction set
- → Allows for running programs in kernel to customize its behavior
- → Without changing kernel's source, w/o need for reboot, w/o crashing

Use Cases

- → Networking
 - Denial-of-service protection
 - Load-balancing, gateways, firewalling
 - Reduction of attack surface
 - Customization of host stack (e.g. TCP, K8s, ...)
- → Security observability
- → Security enforcement
- → Kernel tracing and profiling





What is BPF?




BPF as new type of software

	Execution model	User defined	Compilation	Security	Failure mode	Resource access
User	task	yes	any	user based	abort	syscall, fault
Kernel	task	no	static	none	panic	direct
BPF	event	yes	JIT, CO-RE	verified, JIT	error message	restricted helpers

What is BPF?



BPF program state model





Static code analyzer walking in-kernel copy of BPF program instructions

- → Ensuring program termination
 - DFS traversal to check program is a DAG
 - Preventing *un*bounded loops
 - Preventing out-of-bounds or malformed jumps

Static code analyzer walking in-kernel copy of BPF program instructions

- → Ensuring program termination
 - DFS traversal to check program is a DAG
 - Preventing *un*bounded loops
 - Preventing out-of-bounds or malformed jumps
- ➔ Ensuring memory safety
 - Preventing out-of-bounds memory access
 - Preventing use-after-free bugs and object leaks
 - Also mitigating vulnerabilities in the underlying hardware (Spectre)



BPF Verifier

Static code analyzer walking in-kernel copy of BPF program instructions

- → Ensuring program termination
 - DFS traversal to check program is a DAG
 - Preventing *un*bounded loops
 - Preventing out-of-bounds or malformed jumps
- ➔ Ensuring memory safety
 - Preventing out-of-bounds memory access
 - Preventing use-after-free bugs and object leaks
 - Also mitigating vulnerabilities in the underlying hardware (Spectre)
- → Ensuring type safety
 - Preventing type confusion bugs
 - BPF Type Format (BTF) for access to (kernel's) aggregate types



BPF Verifier

Static code analyzer walking in-kernel copy of BPF program instructions

- → Ensuring program termination
 - DFS traversal to check program is a DAG
 - Preventing *un*bounded loops
 - Preventing out-of-bounds or malformed jumps
- ➔ Ensuring memory safety
 - Preventing out-of-bounds memory access
 - Preventing use-after-free bugs and object leaks
 - Also mitigating vulnerabilities in the underlying hardware (Spectre)

→ Ensuring type safety

- Preventing type confusion bugs
- BPF Type Format (BTF) for access to (kernel's) aggregate types
- → Preventing hardware exceptions (division by zero)
 - For unknown scalars, instructions rewritten to follow aarch64 spec



BPF Verifier



Works by simulating execution of *all* paths of the program

- → Follows control flow graph
 - For each instruction computes set of possible states (BPF register set & stack)
 - Performs safety checks (e.g. memory access) depending on current instruction
 - Register spill/fill tracking for program's private BPF stack



Works by simulating execution of *all* paths of the program

- → Follows control flow graph
 - For each instruction computes set of possible states (BPF register set & stack)
 - Performs safety checks (e.g. memory access) depending on current instruction
 - Register spill/fill tracking for program's private BPF stack
- → Back-edges in control flow graph
 - Bounded loops by brute-force simulating all iterations up to a limit



Works by simulating execution of *all* paths of the program

- ➔ Follows control flow graph
 - For each instruction computes set of possible states (BPF register set & stack)
 - Performs safety checks (e.g. memory access) depending on current instruction
 - Register spill/fill tracking for program's private BPF stack
- ➔ Back-edges in control flow graph
 - Bounded loops by brute-force simulating all iterations up to a limit
- → Dealing with potentially large number of states
 - Path pruning logic compares current state vs prior states
 - Current path "equivalent" to prior paths with safe exit?
 - Function-by-function verification for state reduction
 - On-demand scalar precision (back-)tracking for state reduction
 - Terminates with rejection upon surpassing "complexity" threshold

uninit, scalar, ptr_to_* types. Types can be composable, e.g. or'ed with ptr_maybe_null.

Identifier for state propagation (e.g. learned bits from conditions)

Fixed part of pointer offset (pointer types only).

tnum	value	u64
	mask	u64

Represents knowledge of actual value for scalars (known and unknown bits).

Determined signed and unsigned 64 and 32-bit (sub-register) bounds.

Coupled to the var_off tnum, holding a lower and upper bound of the unknown value.

Used to determine if any memory access using this register will result in a bad access.


BPF register state tracking

BPF reg	type	u32	4	
	id	u32		K
	off	s32		~
	var_off	tnum		-
	s64min	s64		
	s64max	s64		
	u64min	u64		
	u64max	u64		
	s32min	s32		^
	s32max	s32		
	u32min	u32		
	u32max	u32		



Short primer on BPF tristate numbers (tnums)

NaN



1

1

Example, 4 bit tnum:

010X \rightarrow v = 0100, m = 0001 010X represents S { 0100, 0101 } \rightarrow { **4, 5** }

 $\begin{array}{l} XXXX \rightarrow v = 0000, \ m = 1111 \\ XXXX \ represents \ S \ \{ \ 0000, \ 0001, \ ..., \ 1111 \ \} \rightarrow \{ \ \textbf{0, 1, ..., 15} \ \} \end{array}$

tnum and 64/32 bit min/max bounds relation:

Both needed, verifier propagates & refines knowledge between them.

Example state:

 $\label{eq:R} \begin{array}{l} R \rightarrow \{ \mbox{ 64 bit bounds [1, 0x77fffffff],} \\ 32 \mbox{ bit bounds [0, 0x7fffffff],} \\ \mbox{ tnum } v = 0, \mbox{ m = 0x77fffffff } \} \end{array}$



Short primer on BPF tristate numbers (tnums)

tnum	value	u64	
	mask	u64	

def tnum_add(tnum P, tnum Q):

```
u64 sv := P.v + Q.v
u64 sm := P.m + Q.m
u64 \Sigma := sv + sm
u64 \chi := \Sigma \oplus sv
u64 \eta := \chi | P.m | Q.m
tnum R := tnum(s<sub>v</sub> & ~\eta, \eta)
return R
```

Example, 4 bit tnum addition:

```
10X0 \rightarrow v = 1000, m = 0010 \rightarrow \{ 8, 10 \}
+ 10X1 \rightarrow v = 1001, m = 0010 \rightarrow \{ 9, 11 \}
= 10XX1 \rightarrow v = 10001, m = 00110 \rightarrow \{ 17, 19, 21, 23 \}
```

[Vishwanathan et al., Sound, Precise, and Fast Abstract Interpretation with Tristate Numbers]



Short primer on BPF tristate numbers (tnums)



def our_mul(tnum P, tnum Q):

return R

```
ACC_v := tnum(P.v * Q.v, 0)
ACC_m := tnum(0, 0)
```

```
while P.value or P.mask:
    # LSB of tnum P is a certain 1
    if (P.v<sub>[0]</sub> == 1) and (P.m<sub>[0]</sub> == 0):
        ACCm := tnum_add(ACCm, tnum(0, Q.m))
    # LSB of tnum P is uncertain
    else if (P.m<sub>[0]</sub> == 1):
        ACCm := tnum_add(ACCm, tnum(0, Q.v|Q.m))
    # Note: no case for LSB is certain 0
    P := tnum_rshift(P, 1)
    Q := tnum_lshift(Q, 1)
tnum R := tnum_add(ACCv, ACCm) [Vishwan
```

Example, 4 bit tnum multiplication:

```
X01 \rightarrow v = 001, m = 100 \rightarrow \{1, 5\}
```

```
* X10 \rightarrow v = 010, m = 100 \rightarrow \{2, 6\}
```

= XXX10 \rightarrow v = 00010, m = 11100 \rightarrow { 2, 6, 10, 14, 18, 22, 26, 30 }

= tnum_add(ACCv, ACCm) [Vishwanathan et al., Sound, Precise, and Fast Abstract Interpretation with Tristate Numbers]

Toy example

```
struct {
    uint8_t index;
    int32_t value;
    int32_t array[256];
} s;
```

```
s.array[s.index] = -s.value;
```





Toy example

```
struct {
    uint8_t index;
    int32_t value;
    int32_t array[256];
} s;
```

s.array[s.index] = -s.value;

BPF bytecode

```
; r0 points to s
r1 = *(u8*)(r0 + offsetof(s, index))
r2 = *(u32*)(r0 + offsetof(s, value))
r0 += offsetof(s, array)
r1 *= sizeof(int32_t)
r0 += r1
r2 = -r2
*(u32*)(r0) = r2
```

BPF bytecode:

; r0 points to s



; bpf_reg_state[]:

; r0 map_value, off=0, vs=1032

BPF bytecode:



; r0 points to s

- ; r0 map_value, off=0, vs=1032
- r1 = *(u8*)(r0 + offsetof(s, index)) ; r1 umax_value=255,
- ; r1 umax_value=255, var_off=(0x0; 0xff)

BPF bytecode:

; r0 points to s

- ; r0 map_value, off=0, vs=1032
- ; r1 umax_value=255, var_off=(0x0; 0xff)
- ; r2 umax_value=4294967295, var_off=(0x0; 0xffffffff)

BPF bytecode:

- ; r0 points to s
- r1 = *(u8*)(r0 + offsetof(s, index))
- r2 = *(u32*)(r0 + offsetof(s, value)) ; r2 umax_value=4294967295,

```
r0 += offsetof(s, array)
```

- ; r0 map_value, off=0, vs=1032
- ; r1 umax_value=255, var_off=(0x0; 0xff)
- ; r2 umax_value=4294967295, var_off=(0x0; 0xffffffff)
- ; r0 map_value, off=8, vs=1032



BPF bytecode:

- ; r0 points to s
- r1 = *(u8*)(r0 + offsetof(s, index))
- r2 = *(u32*)(r0 + offsetof(s, value))

```
r0 += offsetof(s, array)
r1 *= sizeof(int32_t)
```

- ; r0 map_value, off=0, vs=1032
- ; r1 umax_value=255, var_off=(0x0; 0xff)
- ; r2 umax_value=4294967295, var_off=(0x0; 0xffffffff)
- ; r0 map_value, off=8, vs=1032
- ; r1 umax_value=1020, var_off=(0x0; 0x3fc)

; r1
$$\in$$
 {0, 4, 8, ..., 1020}



BPF bytecode:

```
; r0 points to s
```

```
r2 = *(u32*)(r0 + offsetof(s, value))
```

```
r0 += offsetof(s, array)
r1 *= sizeof(int32_t)
```

r0 += r1

- ; r0 map_value, off=0, vs=1032
- ; r1 umax_value=255, var_off=(0x0; 0xff)
- ; r2 umax_value=4294967295, var_off=(0x0; 0xffffffff)
- ; r0 map_value, off=8, vs=1032
- ; r1 umax_value=1020, var_off=(0x0; 0x3fc)
- ; r0 map_value, off=8, vs=1032, umax_value=1020, var_off=(0x0; 0x3fc)



BPF bytecode:

; r0 points to s

```
r2 = *(u32*)(r0 + offsetof(s, value))
```

```
r0 += offsetof(s, array)
r1 *= sizeof(int32_t)
```

r0 += r1

r2 = -r2

- ; r0 map_value, off=0, vs=1032
- ; r1 umax_value=255, var_off=(0x0; 0xff)
- ; r2 umax_value=4294967295, var_off=(0x0; 0xffffffff)
- ; r0 map_value, off=8, vs=1032
- ; r1 umax_value=1020, var_off=(0x0; 0x3fc)
- ; r0 map_value, off=8, vs=1032, umax_value=1020, var_off=(0x0; 0x3fc)
- ; r2 [NO CONSTRAINTS]
- ; simplifies BPF verifier



BPF bytecode:

```
; r0 points to s
```

```
r1 = *(u8*)(r0 + offsetof(s, index))
```

```
r2 = *(u32*)(r0 + offsetof(s, value))
```

```
r0 += offsetof(s, array)
r1 *= sizeof(int32_t)
```

r0 += r1

r2 = -r2 *(u32*)(r0) = r2

- ; r0 map_value, off=0, vs=1032
- ; r1 umax_value=255, var_off=(0x0; 0xff)
- ; r2 umax_value=4294967295, var_off=(0x0; 0xffffffff)
- ; r0 map_value, off=8, vs=1032
- ; r1 umax_value=1020, var_off=(0x0; 0x3fc)
- ; r0 map_value, off=8, vs=1032, umax_value=1020, var_off=(0x0; 0x3fc)
- ; r2 [NO CONSTRAINTS]
- ; safe for all simulated r0 values






Challenges

- → Attractive target for exploitation when exposed to non-root
 - Growing verifier complexity
 - Programmability can be abused to bypass mitigations once in OS kernel
- → Reasoning about verifier correctness is non-trivial
 - Especially Spectre mitigations
 - Only partial formal verification (e.g. tnums, JITs)
- → Occasions where valid programs get rejected
 - LLVM vs verifier "disconnect" to understand optimizations
 - Restrictions when tracking state
- → "Stable ABI" for BPF program types (with some limitations)
 - BPF programs in production should not break upon OS kernel upgrade
- → Performance vs security considerations
 - Verification of complex programs must be efficient to be practical
 - Mitigations must be practical as performance of programs crucial




Challenges (cont)

- → Allowing both 32-bit and 64-bit operations in BPF programs contributes to complexity
- → Under active development to support new BPF features




"Iron Law" of processor performance





Microarchitecture optimizations contributed significantly to performance gains





Microarchitecture optimizations example

- → Exploit Instruction-Level Parallelism by executing independent instructions in parallel
- → Or even out-of-order based on input data and hardware resources availability

Modern hardware implements variants of Tomasulo's algorithm (1967)

- → Allows for multiple in-flight instructions
- → Instruction dependencies tracked using "data flow" graph

r4 _= r1 op r2	
r5 = r2 op r3	
r4 = r1 op r2 r5 = r2 op r3 r6 = [r5]	; memory load can be slow
r7 = r6 op r4	; waits for r6
r8 = r3 op r4	; could execute in the meantime

- → Executes instructions once dependencies are ready, perhaps out-of-order
- → Commits results in program order to maintain illusion of sequential execution



Parallel execution challenges relevant to our work

- → Control dependencies
- → Ambiguous memory dependencies

Control dependencies

- → Conditional and indirect branch instructions occur frequently in typical programs
- → However branch outcomes are predictable with high accuracy
- → Rollback on misprediction
- → Universally exploited to significantly increase gains from parallel execution

Ambiguous memory dependencies

- → Load depends on preceding store only when accessing the same memory location
- → Resolved after memory addresses become available
- → However indirect addressing is very common and may delay disambiguation

Speculative memory disambiguation

→ Ambiguous memory dependency example

```
r11 = [r10] ; memory load can be slow
[r11] = r12 ; waits for r11
r4 = r1 op r2
r5 = r2 op r3
r6 = [r5] ; execute in the meantime?
```

- → Speculatively proceed with load assuming r5 != r11
- → Rollback, including dependencies, if wrong

Memory disambiguation on Intel microprocessors

- → Speculation techniques described in "Intel[®] 64 and IA-32 Architectures Optimization Reference Manual"
- → Testing indicates that speculation is enabled via predictor (no official documentation)





Rollback on misspredition is limited to architectural (visible) state

→ Not practical to extend to microarchitectural state, e.g. predictors that depend on past behaviour

How to abuse: Speculative Store Bypass (SSB)

- 1. Train memory disambiguator
- 2. Speculatively execute unsafe load
- 3. Modify microarchitectural state under speculation
- 4. Extract information via side channel

Disable speculation at the cost of CPU performance?

- → Hardware vendors provide mechanism
- → Software developers to make the choice





Speculative Store Bypass (SSB) mitigations

- → lfence instruction (x86)
 - Stops younger instructions from executing until all store addresses are resolved
- → CPU configuration registers

Speculative Execution



Common patterns in speculative-execution vulnerabilities

- → Hardware relies on probabilistic methods to break dependencies
 - Required to maximise performance
- → Microarchitectural state affected at least to track prediction accuracy
 - Not fixable
- → Side-channel to extract microarchitectural state
 - Variety of high-resolution times available

Speculative Execution



Hardware vendors continue to innovate to extract parallelism


→ "Security analysis of AMD predictive store forwarding" (AMD, March 2021)


Software needs to accommodate

µarch is the way a given ISA like x86 is implemented

- → Can vary due to different optimization goals or technology shifts
- \rightarrow µarchitectural concepts include:

Branch prediction Out-of-order execution Speculative execution






µarch is the way a given ISA like x86 is implemented

- → Can vary due to different optimization goals or technology shifts
- \rightarrow µarchitectural concepts include:


Branch prediction Out-of-order execution Speculative execution

Avoids pipeline stalls due to waiting on data being fetched from memory



 μ arch is the way a given ISA like x86 is implemented

- \rightarrow Can vary due to different optimization goals or technology shifts
- \rightarrow



32 KB Instruction Cache

(8 wav)

32 Byte Pre-Decode, Fetch Buffer

128 Bit

Shared Bus

Interface Unit

128 Entry

ITLB

Instruction

Branch prediction

"Transient instructions"

Rollback on misspeculation:

 \rightarrow

 \rightarrow

 \rightarrow

Speculative execution

µarch is the way a given ISA like x86 is implemented


- Can vary due to different optimization goals or \rightarrow technology shifts
- \rightarrow µarchitectural concepts include:

Memory writes are buffered \rightarrow discarded

Cache modifications \rightarrow **not restored**

Out-of-order execution Continues execution of instruction with predicted outcome.

→ If prediction true: predicted execution is allowed to commit f prediction false: execution has to be unrolled and re-executed Old register states preserved \rightarrow restored



µarch is the way a given ISA like x86 is implemented

- → Can vary due to different optimization goals or technology shifts
- \rightarrow µarchitectural concepts include:


7+ Entry µop Buffer **Branch prediction** 4 µops **Out-of-order execution Register Alias Table** and Allocator Speculative execution 👆 4 μops Continues execution of instruction 4 LIODS 96 Entry Reorder Buffer (ROB) with predicted outcome. 🛓 4 µops → If prediction true: predicted "Transient instructions" Port 1 Port 5 execution is allowed to commit SSE SSE ALU SSE Shuffle ALU Shuffle Branch f prediction false: execution has ALU Rollback on misspeculation: MUL ALU to be unrolled and re-executed 28 Bit \rightarrow Old register states preserved \rightarrow restored 128 Bit EMUL FADD FDIV \rightarrow Memory writes are buffered \rightarrow discarded observable Internal Results Bus Cache modifications → **not restored** \rightarrow side-effect!

128 Entry 32 KB Instruction Cache ITLB (8 wav) Shared Bus 128 Bit Interface Unit 32 Byte Pre-Decode. Fetch Buffer Instruction 6 Instructions Fetch Unit 18 Entry Instruction Queue Complex Simple Simple Micro-Decoder Decoder Decoder code Decoder 4 LIODS + 1 LIOD +1µop + 1 μοp Shared 2 Cache (16 wav) 256 Entry Retirement Register File (Program Visible State) L2 DTLB 32 Entry Reservation Station Port 3 Port 4 Port 2 Store Store Load Address Address Data Memory Ordering Buffer (MOB) Store Load 128 Bit 256 128 Bit Bit 32 KB Dual Ported Data Cache 16 Entry DTLB (8 wav) Intel Core 2 Architecture


Covertly leaking data from transient instructions: caches as side-channels

Short primer on caches:


- → Provide faster access to frequently used data (the closer to the core, the less time required to load data)
- → Difference in access time can be measured by software
- Possible to determine whether an address is cached





Covertly leaking data from transient instructions: caches as side-channels





Covertly leaking data from transient instructions: caches as side-channels
























Microarchitecture & Spectre

Generally any runtime affected, not just BPF, given these are **hardware bugs**

- → Not triggered by software bugs whatsoever
- → Execution without speculation is safe

Spectre: injecting misspeculation to then covertly leak data via side-channel

→ Different attacks to trigger misspeculation



Microarchitecture & Spectre

Generally any runtime affected, not just BPF, given these are **hardware bugs**

- → Not triggered by software bugs whatsoever
- → Execution without speculation is safe

Spectre: injecting misspeculation to then covertly leak data via side-channel

→ Different attacks to trigger misspeculation


Example attacks and mitigations shown for BPF runtime

- → **Disclaimer:** not able to cover every aspect due to time limit
- → Focus on Spectre v1/v2/v4
- → Relation to process capabilities




Bounds Check Bypass to gain memory out-of-bounds access under speculation


→ CPU reduces perf penalty by predicting outcome of branches



Example attack in BPF, 1: load slowly-loaded value and turn into constant




Example attack in BPF, 1: load slowly-loaded value and turn into constant




Two mitigation approaches performed by BPF verifier

- → Eliminate speculation if possible by rewrite with constants
- → Safely **redirect speculation** to be within array bounds



Two mitigation approaches performed by BPF verifier

- → Eliminate speculation if possible by rewrite with constants
- → Safely **redirect speculation** to be within array bounds



Two mitigation approaches performed by BPF verifier

- → Eliminate speculation if possible by rewrite with constants
- → Safely **redirect speculation** to be within array bounds

Redirected speculation:	
<pre>// r2 = unknown but in [0,32] w11 = 32 r11 -= r2 r11 = r2 r11 = -r11 r11 s>>= 63 r11 &= r2 r4 += r11 r4 = *(u8 *)(r4 +0) // leak r4</pre>	

Example	r2 speculation: 31 (0x1F) max value: 32 (0x20)	r2 speculation: 34 (0x22) max value: 32 (0x20)
w11 = 32	0000000000000020	
r11 -= r2	000000000000000000000000000000000000000	
r11 = r2	00000000000000000000000000000000000000	
r11 = -r11	fffffffffffffffff	
r11 s>>= 63	ffffffffffffffff	
r11 &= r2	00000000000000000000000000000000000000	
r4 += r11	→ r4 += 31	

offset is "in-

bounds"

Two mitigation approaches performed by BPF verifier

- → Eliminate speculation if possible by rewrite with constants
- → Safely **redirect speculation** to be within array bounds

Redirected speculation:	
<pre>// r2 = unknown but in [0,32] w11 = 32 r11 -= r2 r11 = r2 r11 = -r11 r11 s>>= 63 r11 &= r2 r4 += r11 r4 = *(u8 *)(r4 +0) // leak r4</pre>	

e with const ray bounds	ants offset is "in- bounds"	
Example	r2 speculation 31 (0x1F) max value: 32 (0x20)	r2 speculation: 34 (0x22) max value: 32 (0x20)
w11 = 32	00000000000000020	
r11 -= r2	000000000000000000000000000000000000000	
r11 = r2	00000000000000000000000000000000000000	
r11 = -r11	fffffffffffffffffffff	
r11 s>>= 63	+++++++++++++++++++++++++++++++++++++++	
r11 &= r2	00000000000000000000000000000000000000	
r4 += r11	→ r4 + 31	

Two mitigation approaches performed by BPF verifier

- Eliminate speculation if possible by rewrite \rightarrow
- Safely redirect speculation to be within arra \rightarrow

e with const ray bounds	ants offset is "in- bounds"	offset is "out-of- bounds"
Example	r2 speculation: 31 (0x1F) max value: 32 (0x20)	r2 speculation: 34 (0x22) max value: 32 (0x20)
w11 = 32	000000000000000000000000000000000000000	000000000000020
r11 -= r2	000000000000000000000000000000000000000	fffffffffffff
r11 = r2	00000000000000000000000000000000000000	fffffffffffff
r11 = -r11	ffffffffffffffff	0000000000000002
r11 s>>= 63	fffffffffffffffff	000000000000000000000000000000000000000
r11 &= r2	00000000000000000000000000000000000000	000000000000000000000000000000000000000
r4 += r11	→ r4 += 31	→ r4 += 0

Two mitigation approaches performed by BPF verifier

Eliminate speculation if possible by rewrite \rightarrow

Safely redirect speculation to be within array \rightarrow

Redirected speculation:	
<pre>// r2 = unknown but in [0,32] w11 = 32 r11 -= r2 r11 = r2 r11 = -r11 r11 s>>= 63 r11 &= r2 r4 += r11</pre>	
r4 = *(u8 *)(r4 +0) // leak r4	

e with const ray bounds	ants offset is "in- bounds"	offset is "out-of- bounds"
Example	r2 speculation: 31 (0x1F) max value: 32 (0x20)	r2 speculation 34 (0x22) max value: 32 (0x20)
w11 = 32	000000000000000000000000000000000000000	000000000000000000000000000000000000000
r11 -= r2	000000000000000000000000000000000000000	fffffffff [;] ffffe
r11 = r2	00000000000000000000000000000000000000	fffffffffffff
r11 = -r11	fffffffffffffffff	0000000000000002
r11 s>>= 63	fffffffffffffffff	000000000000000000000000000000000000000
r11 &= r2	000000000000001f	000000000000000000000000000000000000000
r4 += r11	→ r4 += 31	→ r4 + 0

Two mitigation approaches performed by BPF verifier

Eliminate speculation if possible by rewrite \rightarrow

Safely redirect speculation to be within array \rightarrow

te with const ray bounds	ants offset is "in- bounds"	offset is "out-of- bounds"
Example	r2 speculation: 31 (0x1F) max value: 32 (0x20)	r2 speculation 34 (0x22) max value: 32 (0x20)
w11 = 32	0000000000000020	000000000000000000000000000000000000000
r11 -= r2	000000000000000000000000000000000000000	ffffffffffffff
r11 = r2	00000000000000000000000000000000000000	fffffffffffffffe
r11 = -r11	fffffffffffffffff	000000000000000000000000000000000000000
r11 s>>= 63	fffffffffffffff	00000000000000000
r11 &= r2	Speculation is "redirected branchless to be "in-bour	
r4 += r11	→ r4 += 31	→ r4 + 0

Two mitigation approaches performed by BPF verifier


- → Eliminate speculation if possible by rewrite with constants
- → Safely **redirect speculation** to be within array bounds

What if offset is not known?	
<pre>// r2 = unknown but in [0,32] r4 += r2 r4 = *(u8 *)(r4 +0) // leak r4</pre>	
r4 = *(u8 *)(r4 +0) // leak r4	


Steps done by BPF verifier:

- → Observes pointer move, derives max register offset/limit
- → Spawns a new verification path to simulate program under truncation (r4 += 0 case)
- → Rewrites pointer arithmetic with masking


Example attack in BPF, 2: pointer type confusion under speculation



Example attack in BPF, 2: pointer type confusion under speculation




Example attack in BPF, 2: pointer type confusion under speculation




Mitigation approach performed by BPF verifier

→ Verify 'impossible' paths for safety that can be reached from speculation



Branch Target Buffer (BTB) reduces perf penalty by predicting path of branches



 \rightarrow

How is BPF affected? Everything that is having indirect calls.

→ Example 1: Indirect calls inside helpers or first entry into the BPF program itself

```
BPF CALL 4(bpf map update elem, struct bpf map *, map, void *, key,
             void *, value, u64, flags)
                                                                                   Dispatches into
                                                                                   underlying BPF map
       return map->ops->map update elem(map, key, value, flags);
                                                                                   implementation, e.g.
                                                                                   array, hash, LRU, LPM, ...
Example 2: BPF tail calls used in BPF code
                                                                           (Not covered in this talk, see appendix.)
                                                                                   Based on dynamic target
 static inline int parse eth proto(struct sk buff *skb, u16 proto)
                                                                                   index for BPF tail call
       bpf tail call(skb, &jmp table, proto);
                                                                                   map, it continues
       return 0;
                                                                                   execution on target prog
```

BPF tail calls: How do they work internally? Think of execv(3) ...

Interpreter	JITed
<pre>// R1: pointer to ctx // R2: pointer to array (tail call map) // R3: index if (unlikely(index >= array->map.max_entries)) goto next_insn; if (unlikely(tail_call_cnt >= MAX_TAIL_CALLS)) goto next_insn;</pre>	<pre>33: cmp %edx,0x24(%rsi) 36: jbe 0x63 38: mov 0x24(%rbp),%eax 3e: cmp \$0x20,%eax ; 0x20: MAX_TAIL_CALLS 41: ja 0x63 43: add \$0x1,%eax 46: mov %eax,0x24(%rbp) 4c: mov 0x90(%rsi,%rdx,8),%rax ; get prog</pre>
<pre>tail_call_cnt++; prog = READ_ONCE(array->ptrs[index]); if (!prog) goto next_insn; insn = prog->insnsi;</pre>	<pre>54: test %rax,%rax 57: je 0x63 59: mov 0x28(%rax),%rax 5d: add \$0x25,%rax ; offset to entry 61: jmpq *%rax ; indirect jump 63: // fallthrough path</pre>
gata payt incre	to misspeculation!

JIT mitigation, part 1: <u>retpoline</u> (return trampoline) to trap speculation in loop


JITed, unprotected	JITed, w/ mitigation
<pre>[] 4c: mov 0x90(%rsi,%rdx,8),%rax ; get prog 54: test %rax,%rax 57: je 0x63 59: mov 0x28(%rax),%rax 5d: add \$0x25,%rax ; offset to entry 61: jmpq *%rax ; indirect jump 63: // fallthrough path</pre>	<pre>[] 4c: mov 0x90(%rsi,%rdx,8),%rax ; get prog 54: test %rax,%rax 57: je 0x72 59: mov 0x28(%rax),%rax 5d: add \$0x25,%rax ; offset to entry 61: callq 0x6d ; 61-71: retpoline 66: pause 68: lfence 68: lfence 6b: jmp 0x66</pre>
Modifies return stack to force "return" to target.	6d: mov %rax,(%rsp) speculation in loop. 71: retq 72: // fallthrough path <i>pause</i> : to relinquish pipeline resources <i>lfence</i> : as speculation barrier

i.e. both stop CPU from wasting power/time

JIT mitigation/optimization, part 2: remove possibility to speculate via direct call

JITed,	w/ retpoli	ne ·····		···► JITed, w/ direct call: no prog in map
[] 4c: mov 54: tes 57: je 59: mov 5d: ado 61: ca	st %rax,%ra 0x72 / 0x28(%ra	ax),%rax rax ;	rax ; get prog offset to entry 61-71: retpoline	[] 4c: nopl 0x0(%rax,%rax,1) 51: // fallthrough path Plain nop to force fall-through
6b: jmp 6d: mov 71: ret	ence 0 0x66 / %rax,(%			

JIT mitigation/optimization, part 2: remove possibility to speculate via direct call



- → Possible if map & key is constant, that is, not dynamic & same from different paths
- → Update on map triggers image update
- → Transitions: nop→jmp (insertion), jmp→nop (deletion), jmp→jmp (update)
- → Otherwise if preconditions not satisfied: emission of retpoline


libbpf: small helper for BPF program authors called bpf_tail_call_static()

```
static inline void bpf_tail_call_static(void *ctx, const void *map, const __u32 slot)
{
    if (!__builtin_constant_p(slot))
    __bpf_unreachable(); // force compilation error if it gets built-in
    asm volatile("r1 = %[ctx]\n\t"
        "r2 = %[map]\n\t"
        "r3 = %[slot]\n\t"
        "call 12"
        :: [ctx]"r"(ctx), [map]"r"(map), [slot]"i"(slot)
        : "r0", "r1", "r2", "r3", "r4", "r5");
}
```

→ Performance studies (<u>here</u> & <u>here</u>): cost of one tail call drops more than half

Memory disambiguator: memory dependence speculation

→ Given OOO instruction execution, it predicts whether load depends on earlier store




- → Ambiguous dependency also forces "sequentiality"
 → To increase CPU's instruction level parallelism, it needs disambiguation mechanisms that are either safe or recoverable (from speculation)
- → Dependency prediction expected to be sometimes wrong

Attack (Speculative Store Bypass) triggers misspeculation so that memory load executes ahead of dependant older store. A 'gadget' code can read stale data and utilize it for leaking.

Memory disambiguator: memory dependence speculation


→ Given OOO instruction execution, it predicts whether load depends on earlier store




Ambiguous dependency also forces "sequentiality" \rightarrow To increase CPU's instruction level parallelism, it needs \rightarrow disambiguation mechanisms that are either safe or recoverable (from speculation) Dependency prediction expected to be sometimes wrong \rightarrow Attack (Speculative Store Bypass) triggers misspeculation so that memory load executes ahead of dependant older store. A 'gadget' code can read stale data and utilize it for leaking. store pointer A to [mem] store pointer A to [mem] 1: 1: load from [mem] N: store pointer B to [mem] N+1: N+1: load from [mem] N: store pointer B to [mem]

(dependency misspeculation \rightarrow unsafe reordering)


Example attack in BPF: crafting 'fast' versus 'slow' registers





Example attack in BPF: crafting 'fast' versus 'slow' registers



Example attack in BPF: crafting 'fast' versus 'slow' registers







Example attack in BPF: saturating "Store Address" ports

→ How hardware executes loads and stores?

Intel. 2021]




Figure 2-1. Processor Core Pipeline Functionality of the Ice Lake Client Microarchitecture¹

Example attack in BPF: saturating "Store Address" ports

→ Dedicated (separate) ports to execute loads and compute store addresses


 Table 2-1. Dispatch Port and Execution Stacks of the Ice Lake Client Microarchitecture


 rt 0
 Port 1¹
 Port 2
 Port 3
 Port 4
 Port 5
 Port 6
 Port 7
 Port 8
 Port 9


 100
 Port 1¹
 Port 2
 Port 3
 Port 4
 Port 5
 Port 6
 Port 7
 Port 8
 Port 9

Port 0	Port 1'	Port 2	Port 3	Port 4	Port 5	Port 6	Port /	Port 8	Port 9
INT ALU LEA INT Shift Jump1	INT ALU LEA INT Mul INT Div	Load	Load	Store Data	INT ALU LEA INT MUL Hi	INT ALU LEA INT Shift Jump2	Store Address	Store Address	Store Data
FMA Vec ALU Vec Shift FP Div	FMA* Vec ALU* Vec Shift* Vec Shuffle*				Vec ALU Vec Shuffle				


Intel, 2021







Mitigation: emission of Ifence instruction by BPF verifier as speculation barrier



Relation to Process Capabilities



Privileged BPF (CAP_BPF & CAP_PERFMON), e.g. used for tracing:

- → Programs have v2 mitigations enabled as aligned with rest of kernel
- → Performance impact low given retpoline-avoidance optimizations
- → Generally little practical impact for vast majority of BPF projects

Unprivileged BPF (no CAPs) if available/enabled¹, e.g. reuseport programs:

- → Programs have all v1/v2/v4 mitigations transparently enabled
- → Performance impact low-medium depending on v2/v4 mitigations involved

1: Unprivileged BPF is off by default, see also /proc/sys/kernel/unprivileged_bpf_disabled and BPF_UNPRIV_DEFAULT_OFF kernel config



BPF runtime transparently applies Spectre v1/v2/v4 mitigations

- → Mitigations like masking harden the code also for non-Spectre attacks
- → They are applied in addition to the mitigations enforced by the kernel



BPF runtime transparently applies Spectre v1/v2/v4 mitigations

- → Mitigations like masking harden the code also for non-Spectre attacks
- → They are applied in addition to the mitigations enforced by the kernel

BPF verifier performing deeper static analysis than compilers

→ Spawns program path analysis also under speculative execution



BPF runtime transparently applies Spectre v1/v2/v4 mitigations

- → Mitigations like masking harden the code also for non-Spectre attacks
- → They are applied in addition to the mitigations enforced by the kernel

BPF verifier performing deeper static analysis than compilers

→ Spawns program path analysis also under speculative execution

BPF verifier also eliminates speculation possibilities for v1/v2 where possible

- → Pointer ALU rewrites with constant offsets instead of register-based offsets
- → Transforms indirect jumps into direct jumps where retpolines can be avoided



BPF runtime transparently applies Spectre v1/v2/v4 mitigations

- → Mitigations like masking harden the code also for non-Spectre attacks
- → They are applied in addition to the mitigations enforced by the kernel

BPF verifier performing deeper static analysis than compilers

→ Spawns program path analysis also under speculative execution

BPF verifier also eliminates speculation possibilities for v1/v2 where possible

- → Pointer ALU rewrites with constant offsets instead of register-based offsets
- → Transforms indirect jumps into direct jumps where retpolines can be avoided

BPF verifier applies mitigations for v4 only when necessary

- → Pointer spill/fill to BPF stack (e.g. under register pressure from LLVM side)
- → Initial BPF stack usage to prevent read of prior stack data

Future Work



Core BPF is not perfect in terms of verifiability

- → Only few constructs have been formally verified so far
 - However, research around BPF from academic community increasing
- → Some operations, i.e. division on tnums, are not range tracked

Recently published work improves the multiplication range tracking [1]

- → tnum multiplication now maintains more precise information
- → Addition, subtraction, multiplication algorithm was formally proved

Document/formalize the current verification procedure

- → Not much documentation how the verifier operates internally except for the source
- → Challenging to get an overview of the verification structure from C code

Thank you!

Jann Horn (Google, Project Zero)

Adam Morrison (Tel Aviv University)

John Fastabend (Isovalent)

Alexei Starovoitov (Facebook)

... and whole BPF, netdev & security research community!



(Appendix #1: Extract of BPF-related commits for more details on mitigation work, Appendix #2: Extract of academic research related to BPF)

Appendix: Spectre v1 & BPF work (extract)

<u>b2157399cc98</u> ("bpf: prevent out-of-bounds speculation") <u>be95a845cc44</u> ("bpf: avoid false sharing of map refcount with max entries") ("bpf: properly enforce index mask to prevent out-of-bounds speculation") c93552c443eb 979d63d50c0c ("bpf: prevent out of bounds speculation on pointer arithmetic") ("bpf: fix sanitation of alu op with pointer / scalar type from different paths") d3bd7413e0ca 9d5564ddcf2a ("bpf: fix inner map masking to prevent oob under speculation") 3612af783cf5 ("bpf: fix sanitation rewrite in case of non-pointers") f232326f6966 ("bpf: Prohibit alu ops for pointer types not defining ptr limit") <u>10d2bb2e6b1d</u> ("bpf: Fix off-by-one for area size in creating mask to left") 7fedb63a8307 ("bpf: Tighten speculative pointer arithmetic mask") <u>b9b34ddbe207</u> ("bpf: Fix masking negation logic upon negative dst register") <u>801c6058d14a</u> ("bpf: Fix leakage of uninitialized bpf stack under speculation") bb01a1bba579 ("bpf: Fix mask direction swap upon off reg sign change")

Appendix: Spectre v1 & BPF work (extract /2)

a7036191277f ("bpf: No need to simulate speculative domain for immediates")

- <u>fe9a5ca7e370</u> ("bpf: Do not mark insn as seen under speculative path verification")
- <u>9183671af6db</u> ("bpf: Fix leakage under speculation on mispredicted branches")
- e042aa532c84 ("bpf: Fix pointer arithmetic mask tightening under state pruning")

Appendix: Spectre v2 & BPF work (extract)

290af86629b2 ("bpf: introduce BPF_JIT_ALWAYS_ON config")

<u>a493a87f38cf</u> ("bpf, x64: implement retpoline for tail call")

<u>ce02ef06fcf7</u> ("x86, retpolines: Raise limit for generating indirect calls from switch-case")

<u>a9d57ef15cbe</u> ("x86/retpolines: Disable switch jump tables when retpolines are enabled")

<u>09772d92cd5a</u> ("bpf: avoid retpoline for lookup/update/delete calls on maps")

<u>81c22041d9f1</u> ("bpf, x86, arm64: Enable jit by default when not built as always-on")

da765a2f5993 ("bpf: Add poke dependency tracking for prog array maps")

<u>d2e4c1e6c294</u> ("bpf: Constant map key tracking for prog array pokes")

<u>428d5df1fa4f</u> ("bpf, x86: Emit patchable direct jump as tail call")

cc52d9140aa9 ("bpf: Fix record_func_key to perform backtracking on r3")

<u>75ccbef6369e</u> ("bpf: Introduce BPF dispatcher")

7e6897f95935 ("bpf, xdp: Start using the BPF dispatcher for XDP")

<u>0e9f6841f664</u> ("bpf, libbpf: Add bpf_tail_call_static helper for bpf programs")

Appendix: Spectre v4 & BPF work (extract)

af86ca4e3088 ("bpf: Prevent memory disambiguation attack")

<u>f5e81d111750</u> ("bpf: Introduce BPF nospec instruction for mitigating Spectre v4")

<u>2039f26f3aca</u> ("bpf: Fix leakage due to insufficient speculative store bypass mitigation")

Appendix: Research related to BPF (extract)

<u>"Sound, Precise, and Fast Abstract Interpretation with Tristate Numbers"</u>, Vishwanathan et al. <u>"Eliminating bugs in BPF JITs using automated formal verification"</u>, Nelson et al. <u>"A proof-carrying approach to building correct and flexible BPF verifiers"</u>, Nelson et al. <u>"Automatically optimizing BPF programs using program synthesis"</u>, Xu et al. <u>"Simple and Precise Static Analysis of Untrusted Linux Kernel Extensions"</u>, Gershuni et al. <u>"An Analysis of Speculative Type Confusion Vulnerabilities in the Wild"</u>, Kirzner et al.